View PE3238_273882.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Product Specification
PE3238
Product Description
Peregrine's PE3238 is a high performance integer-N PLL capable of frequency synthesis up to 1.5 GHz. The superior phase noise performance of the PE3238 is ideal for applications such as LMDS / MMDS / WLL basestations and demanding terrestrial systems. The PE3238 features a 10/11 dual modulus prescaler, counters and a phase comparator as shown in Figure 1. Counter values are programmable through either a serial or parallel interface and can also be directly hard wired. This programming flexibility, combined with the dual latch architecture enabling ping-pong loading of the main divide counter, makes these PLLs well suited as the core for fractional-N or sigma-delta implementation. The PE3238 is optimized for terrestrial applications. It is manufactured on Peregrine's UltraCMOSTM process, a patented variation of silicon-on-insulator (SOI) technology on a sapphire substrate, offering the performance of GaAs with the economy and integration of conventional CMOS. Figure 1. Block Diagram 1500 MHz UltraCMOSTM Integer-N PLL for Low Phase Noise Applications Features
* 1.5 GHz operation * /10/11 dual modulus prescaler * Internal phase detector * Serial, parallel or hardwired
programmable
* Low power 3/4 20 mA at 3 V * Q3236 PLL replacement * Ultra-low phase noise
Fin Fin
Prescaler 10 / 11
Main Counter 13
fp
D(7:0) 8 Sdata Pre_en M(6:0) A(3:0) R(3:0) fr
Primary 20-bit 20 Latch
Secondary 20-bit Latch
20 20
20 16
Phase Detector
PD_U PD_D
6
6 fc
R Counter
Document No. 70-0031-03 www.psemi.com
(c)2003-2005 Peregrine Semiconductor Corp. All rights reserved. Page 1 of 15
PE3238
Product Specification
Figure 2. Pin Configurations (Top View)
GND GND GND Enh VDD LD R3 R2 R1 R0 fr
Figure 3. Package Type
44-lead PLCC
6
D0, M0 D1, M1 D2, M2 D3, M3 VDD VDD S_W R, D4, M4 Sdata, D5, M5 Sclk, D6, M6 FSELS, D7, Pre_en GND
5
4
3
2
1
44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29
fc VDD_fc PD_U PD_D VDD Cext VDD Dout VDD_fp fp GND
7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28
FSELP, A0 E_WR, A1 M2_WR, A2 Smode, A3 Bmode VDD M1_WR A_WR Hop_WR Fin Fin
Table 1. Pin Descriptions
Pin No.
1 2 3 4 5 6 7 M0 8 D1 M1 9 D2 M2 10 D3 M3 11 12 VDD VDD Direct Parallel Direct Parallel Direct Parallel Direct ALL ALL Input Input Input Input Input Input Input (Note 1) (Note 1) M Counter bit0 (LSB). Parallel data bus bit1. M Counter bit1. Parallel data bus bit2. M Counter bit2. Parallel data bus bit3. M Counter bit3. Same as pin 1. Same as pin 1.
Pin Name
VDD R0 R1 R2 R3 GND D0
Interface Mode
ALL Direct Direct Direct Direct ALL Parallel
Type
(Note 1) Input Input Input Input (Note 1) Input
Description
Power supply input. Input may range from 2.85 V to 3.15 V. Bypassing recommended. R Counter bit0 (LSB). R Counter bit1. R Counter bit2. R Counter bit3. Ground. Parallel data bus bit0 (LSB).
(c)2003-2005 Peregrine Semiconductor Corp. All rights reserved. Page 2 of 15
Document No. 70-0031-03 UltraCMOSTM RFIC Solutions
PE3238
Product Specification
Table 1. Pin Descriptions (continued)
Pin No. Pin Name
S_WR 13 D4 M4 Sdata 14 D5 M5 Sclk 15 D6 M6 FSELS 16 D7 Pre_en 17 GND FSELP 18 A0 Direct Serial E_WR 19 A1 M2_WR 20 A2 Smode 21 A3 22 23 24 25 26 27 28 29 Bmode VDD M1_WR A_WR Hop_WR Fin Fin GND Direct ALL ALL Parallel Parallel Serial, Parallel ALL ALL ALL Input Input (Note 1) Input Input Input Input Input Direct Serial, Parallel Input Input Parallel Direct Parallel Input Input Input Input Input
Interface Mode
Serial Parallel Direct Serial Parallel Direct Serial Parallel Direct Serial Parallel Direct ALL Parallel
Type
Input Input Input Input Input Input Input Input Input Input Input Input
Description
Serial load enable input. While S_WR is "low", Sdata can be serially clocked. Primary register data are transferred to the secondary register on S_WR or Hop_WR rising edge. Parallel data bus bit4. M Counter bit4. Binary serial data input. Input data entered MSB first. Parallel data bus bit5. M Counter bit5. Serial clock input. Sdata is clocked serially into the 20-bit primary register (E_WR "low") or the 8-bit enhancement register (E_WR "high") on the rising edge of Sclk. Parallel data bus bit6. M Counter bit6. Selects contents of primary register (FSELS=1) or secondary register (FSELS=0) for programming of internal counters while in Serial Interface Mode. Parallel data bus bit7 (MSB). Prescaler enable, active "low". When "high", Fin bypasses the prescaler. Ground.
Input
Selects contents of primary register (FSELP=1) or secondary register (FSELP=0) for programming of internal counters while in Parallel Interface Mode. A Counter bit0 (LSB). Enhancement register write enable. While E_WR is "high", Sdata can be serially clocked into the enhancement register on the rising edge of Sclk. Enhancement register write. D[7:0] are latched into the enhancement register on the rising edge of E_WR. A Counter bit1. M2 write. D[3:0] are latched into the primary register (R[5:4], M[8:7]) on the rising edge of M2_WR. A Counter bit2. Selects serial bus interface mode (Bmode=0, Smode=1) or Parallel Interface Mode (Bmode=0, Smode=0). A Counter bit3 (MSB). Selects direct interface mode (Bmode=1). Same as pin 1. M1 write. D[7:0] are latched into the primary register (Pre_en, M[6:0]) on the rising edge of M1_WR. A write. D[7:0] are latched into the primary register (R[3:0], A[3:0]) on the rising edge of A_WR. Hop write. The contents of the primary register are latched into the secondary register on the rising edge of Hop_WR. Prescaler input from the VCO. 1.5 GHz max frequency. Prescaler complementary input. A bypass capacitor in series with a 51 ohm resistor should be placed as close as possible to this pin and be connected directly to the ground plane. Ground.
Document No. 70-0031-03 www.psemi.com
(c)2003-2005 Peregrine Semiconductor Corp. All rights reserved. Page 3 of 15
PE3238
Product Specification
Table 1. Pin Descriptions (continued)
Pin No.
30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 Note 1: Note 2:
Pin Name
fp VDD-fp Dout VDD Cext VDD PD_D PD_U VDD-fc fc GND GND fr LD Enh
Interface Mode
ALL ALL Serial, Parallel ALL ALL ALL ALL ALL ALL ALL ALL ALL ALL ALL Serial, Parallel
Type
Output (Note 2) Output (Note 1) Output (Note 1) Output
Description
Monitor pin for main divider output. Switching activity can be disabled through enhancement register programming or by floating or grounding VDD pin 31. VDD for fp. Data Out. The MSEL signal and the raw prescaler output are available on Dout through enhancement register programming. Same as pin 1. Logical "NAND" of PD_U and PD_D terminated through an on chip, 2 kohm series resistor. Connecting Cext to an external capacitor will low pass filter the input to the inverting amplifier used for driving LD. Same as pin 1. PD_D is pulse down when fp leads fc. PD_U is pulse down when fc leads fp.
(Note 2) Output
VDD for fc. Monitor pin for reference divider output. Switching activity can be disabled through enhancement register programming or by floating or grounding VDD pin 38. Ground. Ground.
Input Output, OD Input
Reference frequency input. Lock detect and open drain logical inversion of Cext. When the loop is in lock, LD is high impedance, otherwise LD is a logic low ("0"). Enhancement mode. When asserted low ("0"), enhancement register bits are functional.
VDD pins 1, 11, 12, 23, 31, 33, 35 and 38 are connected by diodes and must be supplied with the same positive voltage level. VDD pins 31 and 38 are used to power the fp and fc outputs and can alternatively be left floating or connected to GND to disable the fp and fc outputs.
(c)2003-2005 Peregrine Semiconductor Corp. All rights reserved. Page 4 of 15
Document No. 70-0031-03 UltraCMOSTM RFIC Solutions
PE3238
Product Specification
Table 2. Absolute Maximum Ratings
Symbol
VDD VI II IO Tstg
Table 4. ESD Ratings
Units
V V mA
Parameter/Conditions
Supply voltage Voltage on any input DC into any input DC into any output Storage temperature range
Min
-0.3 -0.3 -10 -10 -65
Max
4.0 VDD + 0.3 +10 +10 150
Symbol
VESD Note 1:
Parameter/Conditions
ESD voltage human body model (Note 1)
Level
1000
Units
V
Periodically sampled, not 100% tested. Tested per MILSTD-883, M3015 C2
Electrostatic Discharge (ESD) Precautions
mA C
Table 3. Operating Ratings
Symbol
VDD TA
Parameter/Conditions
Supply voltage Operating ambient temperature range
Min
2.85 -40
Max
3.15 85
Units
V C
When handling this UltraCMOSTM device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the specified rating in Table 4. Latch-Up Avoidance Unlike conventional CMOS devices, UltraCMOSTM devices are immune to latch-up.
Table 5. DC Characteristics: VDD = 3.0 V, -40 C < TA < 85 C, unless otherwise specified
Symbol
IDD
Parameter
Operational supply current; Prescaler enabled
Conditions
VDD = 2.85 to 3.15 V
Min
Typ
20
Max
35
Units
mA
Digital Inputs: All except fr , R0, Fin, Fin VIH VIL IIH IIL High level input voltage Low level input voltage High level input current Low level input current VDD = 2.85 to 3.15 V VDD = 2.85 to 3.15 V VIH = VDD = 3.15 V VIL = 0, VDD = 3.15 V -1 0.7 x VDD 0.3 x VDD +1 V V A A
Reference Divider input: fr IIHR IILR High level input current Low level input current VIH = VDD = 3.15 V VIL = 0, VDD = 3.15 V -100 +100 A A
R0 Input (Pull-up Resistor): R0 IIHRO IILRO High level input current Low level input current VIH = VDD = 3.15 V VIL = 0, VDD = 3.15 V -5 +5 A A
Counter and phase detector outputs: fc, fp VOLD VOHD Output voltage LOW Output voltage HIGH Iout = 6 mA Iout = -3 mA VDD - 0.4 0.4 V V
Lock detect outputs: Cext, LD VOLC VOHC VOLLD Output voltage LOW, Cext Output voltage HIGH, Cext Output voltage LOW, LD Iout = 0.1 mA Iout = -0.1 mA Iout = 1 mA VDD - 0.4 0.4 0.4 V V V
Document No. 70-0031-03 www.psemi.com
(c)2003-2005 Peregrine Semiconductor Corp. All rights reserved. Page 5 of 15
PE3238
Product Specification
Table 6. AC Characteristics: VDD = 3.0 V, -40 C < TA < 85 C, unless otherwise specified
Symbol Parameter Conditions Min Max Units
Control Interface and Latches (see Figures 4, 5, 6) fClk tClkH tClkL tDSU tDHLD tPW tCWR tCE tWRC tEC Serial data clock frequency Serial clock HIGH time Serial clock LOW time Sdata set-up time to Sclk rising edge, D[7:0] set-up time to M1_WR, M2_WR, A_WR rising edge Sdata hold time after Sclk rising edge, D[7:0] hold time to M1_WR, M2_WR, A_WR, E_WR rising edge S_WR, M1_WR, M2_WR, A_WR, E_WR pulse width Sclk rising edge to S_WR rising edge. S_WR, M1_WR, M2_WR, A_WR falling edge to Hop_WR rising edge Sclk falling edge to E_WR transition S_WR falling edge to Sclk rising edge. Hop_WR falling edge to S_WR, M1_WR, M2_WR, A_WR rising edge E_WR transition to Sclk rising edge (Note 1) 30 30 10 10 30 30 30 30 30 10 MHz ns ns ns ns ns ns ns ns ns
Main Divider (Including Prescaler) Fin PFin Operating frequency Input level range External AC coupling 200 -10 1500 5 MHz dBm
Main Divider (Prescaler Bypassed) Fin PFin Operating frequency Input level range External AC coupling 20 -5 220 5 MHz dBm
Reference Divider fr Pfr Phase Detector fc Comparison frequency (Note 3) 20 MHz Operating frequency Reference input power (Note 2) (Note 3) Single ended input -2 100 MHz dBm
SSB Phase Noise (Fin = 1.3 GHz, fr = 10 MHz, fc = 1.25 MHz, LBW = 70 kHz, V DD = 3.0 V, Temp = -40 C) 100 Hz Offset 1 kHz Offset Note 1: Note 2: Note 3: -75 -85 dBc/Hz dBc/Hz
Fclk is verified during the functional pattern test. Serial programming sections of the functional pattern are clocked at 10 MHz to verify Fclk specification. CMOS logic levels can be used to drive reference input if DC coupled. Voltage input needs to be a minimum of 0.5 Vp-p. For optimum phase noise performance, the reference input falling edge rate should be faster than 80mV/ns. Parameter is guaranteed through characterization only and is not tested.
(c)2003-2005 Peregrine Semiconductor Corp. All rights reserved. Page 6 of 15
Document No. 70-0031-03 UltraCMOSTM RFIC Solutions
PE3238
Product Specification
Functional Description The PE3238 consists of a prescaler, counters, a phase detector and control logic. The dual modulus prescaler divides the VCO frequency by either 10 or 11, depending on the value of the modulus select. Counters "R" and "M" divide the reference and prescaler output, respectively, by integer values stored in a 20-bit register. An additional counter ("A") is used in the modulus select logic. The phase-frequency detector generates up and down frequency control signals. The control logic includes a selectable chip interface. Data can be written via serial bus, parallel bus, or hardwired direct to the pins. There are also various operational and test modes and lock detect.
Figure 4. Functional Block Diagram
fr
R Counter (6-bit)
fc
D(7:0) Sdata Control Pins
Control Logic
R(5:0) M(8:0) A(3:0)
Phas e Detector
PD_U PD_D LD Cext
Modulus Select
Fin Fin
10/11 Prescaler
M Counter (9-bit)
fp
Document No. 70-0031-03 www.psemi.com
(c)2003-2005 Peregrine Semiconductor Corp. All rights reserved. Page 7 of 15
PE3238
Product Specification
Main Counter Chain The main counter chain divides the RF input frequency, Fin, by an integer derived from the user defined values in the "M" and "A" counters. It is composed of the 10/11 dual modulus prescaler, modulus select logic, and 9 bit M counter. Setting Pre_en "low" enables the 10/11 prescaler. Setting Pre_en "high" allows Fin to bypass the prescaler and powers down the prescaler. The output from the main counter chain, fp, is related to the VCO frequency, Fin, by the following equation:
fp = Fin / [10 x (M + 1) + A] where A M + 1, 1 M 511 (1)
Register Programming Parallel Interface Mode Parallel Interface Mode is selected by setting the Bmode input "low" and the Smode input "low". Parallel input data, D[7:0], are latched in a parallel fashion into one of three, 8-bit primary register sections on the rising edge of M1_WR, M2_WR, or A_WR per the mapping shown in Table 7 on page 9. The contents of the primary register are transferred into a secondary register on the rising edge of Hop_WR according to the timing diagram shown in Figure 5. Data are transferred to the counters as shown in Table 7 on page 9. The secondary register acts as a buffer to allow rapid changes to the VCO frequency. This double buffering for "ping-pong" counter control is programmed via the FSELP input. When FSELP is "high", the primary register contents set the counter inputs. When FSELP is "low", the secondary register contents are utilized. Parallel input data, D[7:0], are latched into the enhancement register on the rising edge of E_WR according to the timing diagram shown in Figure 5. This data provides control bits as shown in Table 8 on page 9 with bit functionality enabled by asserting the Enh input "low". Serial Interface Mode Serial Interface Mode is selected by setting the Bmode input "low" and the Smode input "high". While the E_WR input is "low" and the S_WR input is "low", serial input data (Sdata input), B0 to B19, are clocked serially into the primary register on the rising edge of Sclk, MSB (B0) first. The contents from the primary register are transferred into the secondary register on the rising edge of either S_WR or Hop_WR according to the timing diagram shown in Figures 5-6. Data are transferred to the counters as shown in Table 7 on page 9. The double buffering provided by the primary and secondary registers allows for "ping-pong" counter control using the FSELS input. When FSELS is "high", the primary register contents set the counter inputs. When FSELS is "low", the secondary register contents are utilized. While the E_WR input is "high" and the S_WR input is "low", serial input data (Sdata input), B0
Document No. 70-0031-03 UltraCMOSTM RFIC Solutions
When the loop is locked, Fin is related to the reference frequency, fr, by the following equation:
Fin = [10 x (M + 1) + A] x (fr / (R+1)) where A M + 1, 1 M 511 (2)
A consequence of the upper limit on A is that Fin must be greater than or equal to 90 x (fr / (R+1)) to obtain contiguous channels. Programming the M Counter with the minimum value of "1" will result in a minimum M Counter divide ratio of "2". When the prescaler is bypassed, the equation becomes:
Fin = (M + 1) x (fr / (R+1)) where 1 M 511 (3)
In Direct Interface Mode, main counter inputs M7 and M8 are internally forced low. Reference Counter The reference counter chain divides the reference frequency, fr, down to the phase detector comparison frequency, fc. The output frequency of the 6-bit R Counter is related to the reference frequency by the following equation:
fc = fr / (R + 1) where 0 R 63 (4)
Note that programming R equal to "0" will pass the reference frequency, fr, directly to the phase detector. In Direct Interface Mode, R Counter inputs R4 and R5 are internally forced low ("0").
(c)2003-2005 Peregrine Semiconductor Corp. All rights reserved. Page 8 of 15
PE3238
Product Specification
to B7, are clocked serially into the enhancement register on the rising edge of Sclk, MSB (B0) first. The enhancement register is double buffered to prevent inadvertent control changes during serial loading, with buffer capture of the serially entered data performed on the falling edge of E_WR according to the timing diagram shown in Figure 5. After the falling edge of E_WR, the data provide control bits as shown in Table 8 with bit functionality enabled by asserting the Enh input "low".
Direct Interface Mode Direct Interface Mode is selected by setting the Bmode input "high". Counter control bits are set directly at the pins as shown in Table 7. In Direct Interface Mode, main counter inputs M7 and M8, and R Counter inputs R4 and R5 are internally forced low ("0").
Table 7. Primary Register Programming
Interface Mode Parallel Serial* Direct Enh Bmode Smode R5 R4 M8 M7 Pre_en M6 M5 M4 M3 M2 M1 M0 R3 R2 R1 R0 A3 A2 A1 A0
1 1 1
0 0 1
0 1 X
M2_WR rising edge load D3 B0 0 D2 B1 0 D1 B2 0 D0 B3 0 D7 B4 Pre_en D6 B5 M6
M1_WR rising edge load D5 B6 M5 D4 B7 M4 D3 B8 M3 D2 B9 M2 D1 B10 M1 D0 B11 M0 D7 B12 R3 D6 B13 R2
A_WR rising edge load D5 B14 R1 D4 B15 R0 D3 B16 A3 D2 B17 A2 D1 B18 A1 D0 B19 A0
*Serial data clocked serially on Sclk rising edge while E_WR "low" and captured in secondary register on S_WR rising edge.
MSB (first in)
(last in) LSB
Table 8. Enhancement Register Programming
Interface Mode Parallel Serial* Enh Bmode Smode Reserved Reserved Reserved Power down Counter load MSEL output Prescaler output fc, fp OE
0 0
X X
0 1
E_WR rising edge load D7 B0 D6 B1 D5 B2 D4 B3 D3 B4 D2 B5 D1 B6 D0 B7
*Serial data clocked serially on Sclk rising edge while E_WR "high" and captured in the double buffer on E_WR falling edge.
MSB (first in)
(last in) LSB
Document No. 70-0031-03 www.psemi.com
(c)2003-2005 Peregrine Semiconductor Corp. All rights reserved. Page 9 of 15
PE3238
Product Specification
Figure 5. Parallel Interface Mode Timing Diagram
tDSU tDHLD
D [7 : 0]
tPW tCWR tWRC
M1_WR M2_WR A_WR E_WR
tPW
Hop_WR
Figure 6. Serial Interface Mode Timing Diagram
Sdata
E_WR
tEC tCE
Sclk
S_WR
tDSU tDHLD tClkH tClkL tCWR tPW tWRC
(c)2003-2005 Peregrine Semiconductor Corp. All rights reserved. Page 10 of 15
Document No. 70-0031-03 UltraCMOSTM RFIC Solutions
PE3238
Product Specification
Enhancement Register The functions of the enhancement register bits are shown below in Table 9 with all bits active "high".
Table 9. Enhancement Register Bit Functionality
Bit Function
Bit 0 Bit 1 Bit 2 Bit 3 Bit 4 Bit 5 Bit 6 Bit 7 ** Program to 0 Reserved** Reserved** Reserved** Power down Counter load MSEL output Prescaler output fp, fc OE Power down of all functions except programming interface. Immediate and continuous load of counter programming as directed by the Bmode and Smode inputs. Drives the internal dual modulus prescaler modulus select (MSEL) onto the Dout output. Drives the raw internal prescaler output onto the Dout output. fp, fc outputs disabled.
Description
Phase Detector The phase detector is triggered by rising edges from the main Counter (fp) and the reference counter (fc). It has two outputs, namely PD_U, and PD_D. If the divided VCO leads the divided reference in phase or frequency (fp leads fc), PD_ D pulses "low". If the divided reference leads the divided VCO in phase or frequency (fc leads fp), PD_D pulses "low". The width of either pulse is directly proportional to phase offset between the two input signals, fp and fc. PD_U and PD_D drive an active loop filter which controls the VCO tune voltage. PD_U pulses result in an increase in VCO frequency and PD_D results in a decrease in VCO frequency. A lock detect output, LD is also provided, via the pin Cext. Cext is the logical "NAND" of PD_U and PD_D waveforms, which is driven through a series 2 k resistor. Connecting Cext to an external shunt capacitor provides integration. Cext also drives the input of an internal inverting comparator with an open drain output. Thus LD is an "AND" function of PD_U and PD_D.
Document No. 70-0031-03 www.psemi.com
(c)2003-2005 Peregrine Semiconductor Corp. All rights reserved. Page 11 of 15
PE3238
Product Specification
Figure 7. PE3238 Typical Phase Noise vs. Offset (VDD = 3.0 V, Temp = 25 C)
-60
-70
-80
Frequency = 1500MHz Reference Frequency = 10MHz. Comparison Frequency = 1MHz. Loop Bandwidth = 40kHz
-90
-100
-110
-120 100 1000 10
4
10
5
10
6
Offset From Carrier (Hz.)
Figure 8. PE3238 Typical Input Sensitivity vs. Frequency (VDD = 3.0 V, Temp = 25 C)
10
0
-10
-20
-30
-40 200 400 600 800 1000 1200 1400 1600 1800
Frequency (Hz.)
(c)2003-2005 Peregrine Semiconductor Corp. All rights reserved. Page 12 of 15
Document No. 70-0031-03 UltraCMOSTM RFIC Solutions
PE3238
Product Specification
Handling Requirements
All surface mount products which do not meet Level 1 moisture sensitivity requirements are processed through dry bake and pack procedure. The necessary data is recorded on the caution label of each shipment. The 44-lead PLCC package is moisture sensitivity Level 3. Level 3 Caution Label The caution label should contain the following information for Level 3 devices: 1. Calculated shelf life in sealed bag: 12 months at <40 C and <90% relative humidity (RH) 2. Peak package body temperature is 225 C. 3. After bag is opened, devices that will be subjected to reflow solder or other high temperature process must a) Be mounted within 168 hours of factory conditions <30 C/60% RH, or b) Be stored at <10% RH 4. Devices require bake, before mounting, if: a) Humidity Indicator Card is > 10% when read at 23 5 C b) 3a or 3b are not met 5. If baking is required, devices may be baked for 48 hours at 125 +5/-0 C Note: If device containers cannot be subjected to high temperature or shorter bake times are desired, reference IPC/JEDEC-J-STD-033 for bake procedure. Level and Body temperature defined by: IPC/JEDEC-J-STD-020 For Dry Bake Procedures, see: IPC/JEDEC-J-STD-033 Operator must observe ESD precautions per ESD Control Procedure and Parts Handling and shipping Procedure.
Document No. 70-0031-03 www.psemi.com
(c)2003-2005 Peregrine Semiconductor Corp. All rights reserved. Page 13 of 15
PE3238
Product Specification
Figure 9. Package Drawing
44-lead PLCC
0.6900.005 0.6530.003 0.010 X 45 0.045 X 45
4* 0.6900.005 0.6530.003
1*
R0.025
PIN 1 0.050
0.020 MIN.
SURFACE MOUNT POINT 0.610 0.020
3*
2* 0.050
DETAIL
A A
BOTTOM VIEW
0.027 (WIDTH OF LEAD SLOT)
*EJECT PIN POSITION O0.040 0.070 0.070 0.010 SEE DETAIL A 0.180 MAX. 0.004 50X 45 DIMENSIONS ARE IN INCHES TOLERANCES ARE 0.004
Table 10. Ordering Information
Order Code
3238-21 3238-22 3238-00
Part Marking
PE3238 PE3238 PE3238EK
Description
PE3238-44PLCC-27A PE3238-44PLCC-500C PE3238-44PLCC-EVAL KIT
Package
44-lead PLCC 44-lead PLCC 44-lead PLCC
Shipping Method
27 units / Tube 500 units / T&R 1 / Box
(c)2003-2005 Peregrine Semiconductor Corp. All rights reserved. Page 14 of 15
Document No. 70-0031-03 UltraCMOSTM RFIC Solutions
PE3238
Product Specification
Sales Offices
The Americas Peregrine Semiconductor Corporation
9450 Carroll Park Drive San Diego, CA 92121 Tel: 858-731-9400 Fax: 858-731-9499
North Asia Pacific Peregrine Semiconductor K.K.
Teikoku Hotel Tower 10B-6 1-1-1 Uchisaiwai-cho, Chiyoda-ku Tokyo 100-0011 Japan Tel: +81-3-3502-5211 Fax: +81-3-3502-5213
Europe Peregrine Semiconductor Europe
Batiment Maine 13-15 rue des Quatre Vents F-92380 Garches, France Tel: +33-1-47-41-91-73 Fax : +33-1-47-41-91-73
Peregrine Semiconductor, Korea
#B-2402, Kolon Tripolis, #210 Geumgok-dong, Bundang-gu, Seongnam-si Gyeonggi-do, 463-480 S. Korea Tel: +82-31-728-4300 Fax: +82-31-728-4305
South Asia Pacific Peregrine Semiconductor, China
Shanghai, 200040, P.R. China Tel: +86-21-5836-8276 Fax: +86-21-5836-7652
Space and Defense Products
Americas: Tel: 858-731-9453 Europe, Asia Pacific: 180 Rue Jean de Guiramand 13852 Aix-En-Provence Cedex 3, France Tel: +33(0) 4 4239 3361 Fax: +33(0) 4 4239 7227
For a list of representatives in your area, please refer to our Web site at: www.psemi.com
Data Sheet Identification
Advance Information
The product is in a formative or design stage. The data sheet contains design target specifications for product development. Specifications and features may change in any manner without notice. The information in this data sheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk. No patent rights or licenses to any circuits described in this data sheet are implied or granted to any third party. Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications. The Peregrine name, logo, and UTSi are registered trademarks and UltraCMOS and HaRP are trademarks of Peregrine Semiconductor Corp.
Preliminary Specification
The data sheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product.
Product Specification
The data sheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a DCN (Document Change Notice).
Document No. 70-0031-03 www.psemi.com
(c)2003-2005 Peregrine Semiconductor Corp. All rights reserved. Page 15 of 15

▲Up To Search▲

Price & Availability of PE3238

	To Download PE3238 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .